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1. Introduction     
 
In conventional silicon floating gate (FG) non-volatile memory (NVM) charge responsible 
for the information stored is accumulated and retained in a bulk of polysilicon bar 
consisting of tens of thousands Si atoms where surface to bulk atoms ratio is negligibly 
small and interface nearly perfect due to the high temperature technological processes. 
Electrons, usually exploited for charge accumulation, are mainly the same quasiparticles as 
in the bulk Si isolated by macroscopic potential barrier on the bar boundaries. Typical 
structure of NVM memory transistor used in embedded and standalone systems is shown 
on the Fig.1a. Let alone the details of addressing, the main memory structure can be 
presented by stacked system of substrate, tunnel SiO2, floating gate, control SiO2 and 
program/access gate in split gate devices (Van Houdt et al., 1993) (Fig.1b). In this case 
programming is realized by hot-electron injection from drain region of MOS transistor and 
erasing by Fowler-Nordhaim (FN) tunnelling of electrons from floating Si-poly gate through 
the lowered barrier into silicon. There are a lot of problems that must be solved, but, despite 
of the efforts spent on development more and more reliable and capacious NVM elements 
and circuits, some fundamental problems persist. Here we mention only two of them.  
Firstly, tunnelling oxide through which the floating gate is charged must not be very thin to 
prevent excessive random occurrence of leakage channels in dielectric, this, in turn, leads to 
SiO2 overstressing by high electric fields needed to reach conditions of FN tunnelling, as 
contrasted to the direct tunnelling. To disclose the complexity further let us take into the 
account that the more perfect dielectric we create the more abrupt breakdown we obtain. 
That is: the transition between safe charging current and irreversible breakdown converges. 
As a consequence, more and more intricate cell structures are introduced for 
reprogramming substituting, for example, FN electrons tunnelling by hot holes injection (US 
Patent, 2004)  and embedding additional charge balance controlling circuitry on the chip (US 
Patent, 2007). 
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Fig. 1. (a) Typical structure 
of conventional floating gate 
NVM cell 
Fig. 1. (b) Split gate NVM 
cell with voltage sources 
needed to Write, Erase 
and Read. 
Fig. 1. (c) NVM capacitance cell 
with nanocluster inclusions 
 
Secondly, scaling down of storage elements accompanied by high W/E potentials reaching 
20V and more along with multylevel cell (MLC) technology spreading give rise for 
inappropriate programming risk through cross-programming forcing special measures to be 
taken for protection of adjacent cells (Kuchubatla, 2010).  
Recent years activities in the field of research and development of alternative to 
conventional floating poly-Si NVM systems take into view the solution of these problems as 
a part of a new embedded and standalone NVM systems generation industry deployment. 
Here we concentrate on charge trapping and retention in silicon nanoclusters NVM 
structures as directly derived from bulk Si floating gate predecessors. Typical NC NVM 
structure presented on Fig.1c oddly enough resembles conventional NVM (Fig.1b), except 
the gate which is formed by array of nanoinclusions.  
Qualitative differences in the electrical properties of conventional and NC systems have its 
roots in quantitative difference of Si atoms number in both systems. To illustrate this we 
present in Table1 quantity of Si atoms concentrated in a bar 20x50x50 nm3 and nanoclusters 
with diameters 3 nm and 2 nm. Mean number of surface atoms is also presented in this 
table.   
 
Type/Size Bar 20x50x50 nm3 Sphere of 3 nm 
diameter 
Sphere of 2 nm 
diameter 
Volume 5E-17 cm3 1,41368E-20 cm3 4,18867E-21 cm3 
No of Si atoms 2500000 706 209 
No of Si surface atoms 18420 317 141 
Surface to bulk 0.007368 0.449 0.675 
Table 1. Atomic comparison of Floating Gate and NanoClusters NVM elements 
 
From this we can see, that under the transition from bulk Si to NC the role of boundary 
atoms will grow. Also must grow the role of the whole NC medium including interclusters 
and boundary SiO2. 
 
 
 
Effect produced by bulk → NC transition Electrical affected 
(1) Bandgap, conduction and valence bands 
modifications 
(2) 
 Bandgap widening due 
to quantum 
confinement effect 
 Electrons emission 
from NC instead of 
holes trapping 
 Nonexponential, 
staircase-like, charge 
relaxation  (Coulomb 
blockade effect) 
 
(3) Simultaneous accumulation of opposite 
charges 
(4) 
 The possibility of 
unipolar 
reprogramming 
 Charge heterogeneities 
generation 
 Nonexponential 
retention characteristics 
 Strong dependence of 
retention on the gate 
material work function    
 
(5) Stable current flow in pre-breakdown region. 
Soft breakdown 
(6) 
 Wide range of 
reprogramming fields 
 Reduced necessity  of 
charge balance control 
 The possibility of 
unipolar 
reprogramming 
 The possibility of 
unipolar and antipolar 
reprogramming of the 
same cell 
 
Table 2. Qualitative effects introduced under conventional NVM to NC NVM transition. 
 
The main feature of the transition is adding or removing electrons to the block only slightly 
affects their position in energy bands. Situation radically changes when nanoclusters are 
included in a gate dielectric as a storage media. In this case only dozens to hundreds silicon 
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atoms participate in charge storage processes of which considerable part are boundary, 
forming microscopic traps with properties strongly dependent on local fields in turn, 
depending upon their population. Program/Erase procedures are not reduced to simple 
electrons injection/extraction but rather to trapping/recombination/emission. Complex 
charge interchange processes are involved during every stage of NC NVM cell operation: 
write, erase and storage, affecting the whole set of their characteristics, including window 
formation, charge relaxation and retention. As an orientation to the classification guidelines 
of this work we selected three main streamlines in which most evident divergence between 
conventional NC NVM cells occurred. These are tabulated in Table2. 
 
2. Experimental 
 
European Union sponsored consortium “Nanoforum” that provides a comprehensive 
source of information on all areas of nanotechnology to the business, scientific and social 
communities in its eighth report “Nanometrology”(2006) characterised capacitance 
spectroscopy as one of the main nanometrology techniques (Nanometrology, Eighth 
Nanoforum Report, 2006). We widely use such kind measurements for full electrical 
diagnostics of the NVM capacitance cell, which are first stage fabrication of the NVM 
transistor cell, but totally determines memory characteristics of the last device. 
 
 
Fig. 2. A simplified block diagram of the computer aided nanocluster NVM cell diagnostic 
system. 
 
The main characteristic of the W/E ability of the NVM capacitance cell is the window width 
under the positive and negative reprogramming biases on the gate. This window we 
calculate as a difference: 
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was obtained after simple smoothing “on the fly” for the second ramp branch to prevent 
distortions caused by discharging of the shallow trapping sites (Nikollian & Brews, 1982). 
Next, CV data were smoothed by 80-point Fast Fourier Transform (FFT), the dC/dV values 
were extracted and maximum of absolute (dC/dV) determined. The height of this 
maximum was used as the criteria of surface potential heterogeneities on the 
dielectric/silicon interface, which directly associated with heterogeneous charge trapping in 
the nanoclusters in the dielectric. Summarizing graphical presentation of the results 
obtained is given on Fig.4 (Turchanikov et al., 2005a). 
 
 
Fig. 4. Normalized C-V and dC/dV-V characteristics for virgin and subjected BS structures. 
 
In each bias cycle the sample can be illuminated by LED to supply minority carriers in space 
charge region (SCR) with the goal to prevent nonequilibrium depletion of Si substrate that 
does not take place in the NVM MOSFET cell. Additionally the experimental system can 
measure window formation with one fixed bias and second – variable, ascending or 
descending (Fig.3.c). This is especially useful when breakdown is asymmetrical or for 
experiments with unipolar recharging. 
 
2.2 W/E relaxation measurements 
Window cycling gives us information on W/E window formation between bias cycles but 
not inside them. The latter may be extremely useful in estimating physical processes of 
nanoclusters recharging in the presence of external electric field (Tsoi et al., 2005). Algorithm 
of the cell charging for relaxation measurement is presented by Fig.5. In these experiments 
we used two identical series of bias time cycles with different biases in the first and second 
series. Measuring Vfb after each biasing period we obtain a relaxation dependence of Vfb on 
the cumulative time of biasing, tcum, where tcum is defined by: 
 
ncumncumncumcumcum tttttttt  121211 ,                            (2) 
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points) relaxation process could be misinterpreted as a single exponential decay with a very 
good fitting degree following parameters placed in the inserted table. 
 
3. Samples 
 
In our work we used samples prepared on p-Si substrates using next technological processes 
for NC formation: 
a) Low energy Si implantation in thermal SiO2 (EME, Departament d’Electronica, 
Universitat de Barcelona, Barcelona, SPAIN) (Turchanikov et al., 2005c); 
b) Ultralow energy Si implantation in thermal SiO2 (Institute of Microelectronics, 
National Centre of Scientific Research IMEL/NCSR Demokritos, Athens, GREECE; 
Nanomaterials Group, CEMES-CNRS, Toulouse, France) (Coffin et al., 2005); 
c) LPCVD amorphous Si deposition with subsequent solid-state recrystallization and 
oxidation (Institute of Microelectronics,  National Centre of Scientific Research IMEL/NCSR 
Demokritos , Athens, GREECE) (Turchanikov et al., 2007); 
d) LPCVD poly-Si deposition with RPECVD SiO2 as a control gate dielectric (Institute 
of Semiconductor Electronics, RWTH Aachen University, GERMANY) (Turchanikov et al., 
2005d). 
The data on these samples are summarized in Table3. 
Such variety of NC NVM samples allowed us to perform comparison of properties of the Si 
nanoclusters of different size and natures and to extract common features in the 
charge/discharge behaviour of such type systems. 
 
Source RWTH, 
Germany 
(d) 
IMEL, Greece.  
(c) 
IMEL, Greece. 
(b) 
Barcelona Univ. 
(a) 
Equivalent 
total oxide 
thickness (nm) 
25-35 
(calculated) 
17 5+2; 10+2; 35+2 43 (nc layer 20nm) 
Control Oxide 
thickness (nm) 
20 10 3-5 (const) 12 
Tunnel oxide 
thickness (nm) 
23 
(good quality 
thermal oxide) 
3.5 
(good quality thermal 
oxide) 
2; 7.5; 11 
(with small 
nanocrystals) 
Si nanocrystals 
size. Diam. 
(nm) 
510 (TEM) 3.3 2.5; 3 2.70.2 
 
Si nanocrystals 
density 
(cm-2) 
(24)x1011 1012 1,7x1012 >1013 
N atoms per 
NC 
3270-26100 940 409; 706 515 
Ns atoms on 
surface of NC 
881-3524 384 220; 317 257 
Table 3. Summarized characteristics of the experimental samples used. 
 
XTEM and scanning microscopy pictures of the formed nanoclusters are presented in Fig.7. 
 
 
 Fig. 7. a - XTEM picture of crystalline Si nanoclusters fabricated by technology (c); b – XTEM 
picture of  Si nanoclusters fabricated by low-energy ion implantation with technology (a); c 
– SM picture of amorphous Si nanoclusters fabricated by technology (d); d – profile of Si 
ions implanted in silicon dioxide by technology (a). 
 
4. W/E window formation 
 
4.1 Nanoclusters’ ionization 
At the beginning let us devote some attention to conventional NVM. Formation of W/E 
window in these cells is realized through adding or subtracting negative electrons to the 
floating gate. Processes involved usually are direct tunneling, FN tunneling or hot carriers 
injection, sometimes hot holes injection is used to neutralize negative charge. But the latter 
process is rarely used due to the heavy damages produced by hot holes in SiO2 and 
complexity in implementation (US Patent , 2006). Thus in both states (program and erase) 
the MOS transistors are in positive threshold voltages range.  
The situation changed with nanoclusters embedded in the gate dielectric. In (Turchanikov, 
2005a) we analyzed reprogramming cycles for NC NVM cells fabricated by technology of 
ion beam synthesis (IBS) but similar situation was observed on the samples with 
nanoclusters fabricated by different technologies. The write-erase cycles duration of 20 s for 
negative and positive polarity of start voltage pulses are depicted by Fig.8a and Fig.8b, 
correspondingly. It should be noted that during the first voltage pulse only positive charge 
build-up in the oxide is observed for both voltage polarities.  
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Source RWTH, 
Germany 
(d) 
IMEL, Greece.  
(c) 
IMEL, Greece. 
(b) 
Barcelona Univ. 
(a) 
Equivalent 
total oxide 
thickness (nm) 
25-35 
(calculated) 
17 5+2; 10+2; 35+2 43 (nc layer 20nm) 
Control Oxide 
thickness (nm) 
20 10 3-5 (const) 12 
Tunnel oxide 
thickness (nm) 
23 
(good quality 
thermal oxide) 
3.5 
(good quality thermal 
oxide) 
2; 7.5; 11 
(with small 
nanocrystals) 
Si nanocrystals 
size. Diam. 
(nm) 
510 (TEM) 3.3 2.5; 3 2.70.2 
 
Si nanocrystals 
density 
(cm-2) 
(24)x1011 1012 1,7x1012 >1013 
N atoms per 
NC 
3270-26100 940 409; 706 515 
Ns atoms on 
surface of NC 
881-3524 384 220; 317 257 
Table 3. Summarized characteristics of the experimental samples used. 
 
XTEM and scanning microscopy pictures of the formed nanoclusters are presented in Fig.7. 
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picture of  Si nanoclusters fabricated by low-energy ion implantation with technology (a); c 
– SM picture of amorphous Si nanoclusters fabricated by technology (d); d – profile of Si 
ions implanted in silicon dioxide by technology (a). 
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At the beginning let us devote some attention to conventional NVM. Formation of W/E 
window in these cells is realized through adding or subtracting negative electrons to the 
floating gate. Processes involved usually are direct tunneling, FN tunneling or hot carriers 
injection, sometimes hot holes injection is used to neutralize negative charge. But the latter 
process is rarely used due to the heavy damages produced by hot holes in SiO2 and 
complexity in implementation (US Patent , 2006). Thus in both states (program and erase) 
the MOS transistors are in positive threshold voltages range.  
The situation changed with nanoclusters embedded in the gate dielectric. In (Turchanikov, 
2005a) we analyzed reprogramming cycles for NC NVM cells fabricated by technology of 
ion beam synthesis (IBS) but similar situation was observed on the samples with 
nanoclusters fabricated by different technologies. The write-erase cycles duration of 20 s for 
negative and positive polarity of start voltage pulses are depicted by Fig.8a and Fig.8b, 
correspondingly. It should be noted that during the first voltage pulse only positive charge 
build-up in the oxide is observed for both voltage polarities.  
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Fig. 8. Window write-erase cycling from virgin samples with first positive (a) and negative 
(b) poly-Si bias 
 
On the next step of our study the transient processes of initial charge trapping in the virgin 
samples were examined. We applied voltage pulses of different duration from 10 ms to 1 s.  
Fig.9 presents the process of charge trapping under the voltage cycling on the gate electrode.  
It can be seen that the initial storage process has two stages: first, the positive charge 
accumulation and second, the positive charge dissipation. Under the subsequent bias stress 
(BS) with positive voltage, two transients had been also observed. It should be noted that 
full recovery of the C-V characteristics in the second BS cycle was not achieved. Detailed 
analysis of the transient process related to the hole trapping in first BS cycle, with both 
positive and negative voltage applied to the gate, reveals two stages of charge build-up in 
the oxide (see inset in Fig.9 for negative voltage applied). The transient process can be 
described by the following: 
 
),/exp()0()/exp()0()( slowslowFBfastfastFBFB tVtVtV     (3)  
where )0(fastFBV , )0(slowFBV and fast , slow  are the initial (t=0) amplitudes and time 
constants for fast/slow trapping processes respectively. Density of the trapped charge (Nt) 
can be calculated using the following expression: 
 
qS
VCN FBoxt      (4) 
 
where Cox is the oxide capacitance; q is the charge of electron; S is the area of the gate 
electrode. Parameters of charge storage kinetics for the first BS cycle for both positive and 
negative voltage on the gate are presented in Table4.  
 
 
Fig. 9. Write-erase cycling starting from hole injection in the dioxide. Inset: experimental 
charge build-up modeling for first hole accumulation process with a single exponential 
decay. 
 
The important point is the close coincidence of the time constants and the trapped charge 
density for the “fast” process for both positive and negative voltage applied during the first 
step of the charging. This implies the similar charging process in both cases. 
 
APPLIED  
VOLTAGE 
“Fast” process “Slow” process 
τ(ms) Nt (1011 cm-2) τ(ms) Nt (1011 cm-2) 
- 25.6 V  275 ± 57 4.43 1264 ± 163 10.25 
+ 25.6 V 219 ± 22 3.50 2419 ± 235 2.34 
Table 4. Relaxation process parameters for Fig. 9. 
 
Together with flat-band voltage measurements after charge injection the slope of the C-V 
characteristics was determined. It’s worthy to note that main decrease of the slope is observed 
during “fast” stage of hole trapping both for positive and negative applied voltages (see Fig.10). 
Special control experiments at liquid nitrogen temperature (similar to (Nikollian & Brews, 
1982)) show that the slope decrease of the C-V characteristic is associated with the increase 
of fluctuations of the surface potential at the SiO2/Si interface, but not with the surface state 
generation. 
Taking into account the above results one can conclude that the “fast” process of the positive 
charge build-up in the oxide results in increase of the potential fluctuations at the SiO2/Si interface, 
that can be associated with electron emission from the silicon nanoclusters located near the SiO2/Si 
interface. Fig.11 presents the schematic picture of spatial distribution of the surface potential 
in the SiO2/Si interface after the “fast” positive charge trapping process. 
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Together with flat-band voltage measurements after charge injection the slope of the C-V 
characteristics was determined. It’s worthy to note that main decrease of the slope is observed 
during “fast” stage of hole trapping both for positive and negative applied voltages (see Fig.10). 
Special control experiments at liquid nitrogen temperature (similar to (Nikollian & Brews, 
1982)) show that the slope decrease of the C-V characteristic is associated with the increase 
of fluctuations of the surface potential at the SiO2/Si interface, but not with the surface state 
generation. 
Taking into account the above results one can conclude that the “fast” process of the positive 
charge build-up in the oxide results in increase of the potential fluctuations at the SiO2/Si interface, 
that can be associated with electron emission from the silicon nanoclusters located near the SiO2/Si 
interface. Fig.11 presents the schematic picture of spatial distribution of the surface potential 
in the SiO2/Si interface after the “fast” positive charge trapping process. 
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 Fig. 10. Vfb and maximum of dC/dV vs. bias stress time for positive (+25.6V) (a) and 
negative (-25.6V) (b) bias on poly-Si electrode 
 
The following build-up of the positive charge during the “slow” process smoothes the 
potential fluctuations in the SiO2/Si interface at the positive voltage applied (Fig.10a) results 
in the restoration of the C-V characteristics slope for negative voltage (Fig.10b). The latter 
case can be also related to the positive charge dissipation process, which is observed at the 
last stage of the relaxation, i.e. the electrons trapping in the oxide. Indeed, if we apply 
positive voltage to the gate just after the first cycle with negative voltage, the total 
restoration of the C-V characteristic slope was observed. This is the evidence of nanocrystals 
charge neutralization. 
 
Fig. 11.  Schematic picture of NCM device charging: initial conditions of the device (a) and 
after fast stage of charging (b) starting from virgin sample. 
 
“Slow” process of positive charge trapping has a different set of parameters for negative and 
positive applied voltages (see Table4), so it is the argument in favour of different processes 
of trap charging at positive and negative voltages. At the same time, along with background 
positive charge incorporation in dielectric, there is the question of write/erase window 
formation. This process, as illustrated by Fig.9 at the second switching, is characterised by 
the following parameters: τ=63.7±3,3ms and trap concentration of Nt= (7.8±0.1)x1011cm-2. 
Window formation may be due to two processes: holes or electrons trapping/detrapping in 
dielectric. The latter is preferable because of the comparatively short time constant, as 
compared to positive charge build-up presented in Table4. Thus, we can conclude that 
ind
are
of t
and
du
wi
De
the
car
fre
(Tu
tem
hig
na
rel
na
pro
 
 
wh
na
acc
Si 
fol
 
Fi
 
 
ependently on t
 two main proce
he Si nanocrystals
 neutralization of
ring negative-po
ndow is, presum
tailed examinati
 conclusion that
riers, no charge i
e carriers in the 
rchanikov et al
peratures in the
h-field ionizatio
noclusters ioniza
axation curves p
noclusters and b
cess can be desc
ere ΔNp is the 
nocluster, τ is the
ording Table4, th
nanocluster can
lowing: 
g. 12. Vfb relaxat
he polarity of the
sses of the charg
 in SiO2 and their
 the defects in d
sitive bias switch
ably, related to th
on of complex re
 silicon behavior
njection. But exc
nanoclusters, na
., 2005c) series o
 range 20 C – 30
n along with in
tion and neutral
resented on Fig
ulk Si, assuming
ribed as followin
( , )pN t T ~ N
charge stored in
 relaxation time 
ere are two proc
 be considered 
0 ( ) (iN T n T
ion at elevated te
 voltage applied
e storage in Si n
 positive charging
ioxide matrix. Th
ing proves that 
e electron trapp
laxation process
 in nanoclusters
ept for field ioniz
mely, to raise th
f the above desc
0 C were perform
tricate processe
ization by electro
.12 were obtaine
 the model pres
g: 
0 ( ) 1 expT
   
 nanocluster, N0
constant. Here w
esses and, conse
as intrinsic semi
) expc vN N
 mperatures. 
 on the first stag
anocrystals rich S
; second, uniform
e evidence of fa
the process of the
ing/compensatin
es (Turchanikov 
 is similar to int
ation, there is an
e temperature o
ribed experimen
ed. Dischardin
s that took plac
ns injected from
d. If we guess s
ented in Fig.13, 
,( )
t
T
 
  
 is the free elec
e must not forge
quently, two exp
conductor, N0(T
 ( ),2
GE
kT   
Fig. 13. Ener
NVM structu
e of the charging
iO2: first, the ion
 positive charge tr
st recovery of t
 forming write –
g in modified SiO
et al., 2005c) led
rinsic silicon – n
 alternative way
f the sample. In 
ts under the ele
g relaxations inv
e under simulta
 electrodes a fam
ome analogy be
when in commo
    
trons concentrat
t, that in real situ
onents. Assumin
) can be presen
    
gy diagram for N
re for Si ionizatio
 there 
isation 
apping 
he Vfb 
 erase 
2. 
 us to 
o free 
 to get 
paper 
vated 
olving 
neous 
ily of 
tween 
n this 
      (5) 
ion in 
ation, 
g that 
ted as 
      (6) 
C 
n. 
www.intechopen.com
Complex nature of charge trapping and retention in NC NVM structures 219
 
 Fig. 10. Vfb and maximum of dC/dV vs. bias stress time for positive (+25.6V) (a) and 
negative (-25.6V) (b) bias on poly-Si electrode 
 
The following build-up of the positive charge during the “slow” process smoothes the 
potential fluctuations in the SiO2/Si interface at the positive voltage applied (Fig.10a) results 
in the restoration of the C-V characteristics slope for negative voltage (Fig.10b). The latter 
case can be also related to the positive charge dissipation process, which is observed at the 
last stage of the relaxation, i.e. the electrons trapping in the oxide. Indeed, if we apply 
positive voltage to the gate just after the first cycle with negative voltage, the total 
restoration of the C-V characteristic slope was observed. This is the evidence of nanocrystals 
charge neutralization. 
 
Fig. 11.  Schematic picture of NCM device charging: initial conditions of the device (a) and 
after fast stage of charging (b) starting from virgin sample. 
 
“Slow” process of positive charge trapping has a different set of parameters for negative and 
positive applied voltages (see Table4), so it is the argument in favour of different processes 
of trap charging at positive and negative voltages. At the same time, along with background 
positive charge incorporation in dielectric, there is the question of write/erase window 
formation. This process, as illustrated by Fig.9 at the second switching, is characterised by 
the following parameters: τ=63.7±3,3ms and trap concentration of Nt= (7.8±0.1)x1011cm-2. 
Window formation may be due to two processes: holes or electrons trapping/detrapping in 
dielectric. The latter is preferable because of the comparatively short time constant, as 
compared to positive charge build-up presented in Table4. Thus, we can conclude that 
ind
are
of t
and
du
wi
De
the
car
fre
(Tu
tem
hig
na
rel
na
pro
 
 
wh
na
acc
Si 
fol
 
Fi
 
 
ependently on t
 two main proce
he Si nanocrystals
 neutralization of
ring negative-po
ndow is, presum
tailed examinati
 conclusion that
riers, no charge i
e carriers in the 
rchanikov et al
peratures in the
h-field ionizatio
noclusters ioniza
axation curves p
noclusters and b
cess can be desc
ere ΔNp is the 
nocluster, τ is the
ording Table4, th
nanocluster can
lowing: 
g. 12. Vfb relaxat
he polarity of the
sses of the charg
 in SiO2 and their
 the defects in d
sitive bias switch
ably, related to th
on of complex re
 silicon behavior
njection. But exc
nanoclusters, na
., 2005c) series o
 range 20 C – 30
n along with in
tion and neutral
resented on Fig
ulk Si, assuming
ribed as followin
( , )pN t T ~ N
charge stored in
 relaxation time 
ere are two proc
 be considered 
0 ( ) (iN T n T
ion at elevated te
 voltage applied
e storage in Si n
 positive charging
ioxide matrix. Th
ing proves that 
e electron trapp
laxation process
 in nanoclusters
ept for field ioniz
mely, to raise th
f the above desc
0 C were perform
tricate processe
ization by electro
.12 were obtaine
 the model pres
g: 
0 ( ) 1 expT
   
 nanocluster, N0
constant. Here w
esses and, conse
as intrinsic semi
) expc vN N
 mperatures. 
 on the first stag
anocrystals rich S
; second, uniform
e evidence of fa
the process of the
ing/compensatin
es (Turchanikov 
 is similar to int
ation, there is an
e temperature o
ribed experimen
ed. Dischardin
s that took plac
ns injected from
d. If we guess s
ented in Fig.13, 
,( )
t
T
 
  
 is the free elec
e must not forge
quently, two exp
conductor, N0(T
 ( ),2
GE
kT   
Fig. 13. Ener
NVM structu
e of the charging
iO2: first, the ion
 positive charge tr
st recovery of t
 forming write –
g in modified SiO
et al., 2005c) led
rinsic silicon – n
 alternative way
f the sample. In 
ts under the ele
g relaxations inv
e under simulta
 electrodes a fam
ome analogy be
when in commo
    
trons concentrat
t, that in real situ
onents. Assumin
) can be presen
    
gy diagram for N
re for Si ionizatio
 there 
isation 
apping 
he Vfb 
 erase 
2. 
 us to 
o free 
 to get 
paper 
vated 
olving 
neous 
ily of 
tween 
n this 
      (5) 
ion in 
ation, 
g that 
ted as 
      (6) 
C 
n. 
www.intechopen.com
Nanocrystals220
 
wh
ban
0.0
Th
sec
ob
for
 
4.2
Us
pu
na
pro
res
Th
Co
 
Fig
in 
un
 
Th
exa
ob
som
rec
acc
Fig
un
acc
ere NC, NV and 
ds and bandgap
5÷0.22 eV.  
is is a very low v
ond exponent in
tained value of E
 Si nanoclusters w
 Unipolar windo
ually window in
lses (Tsoi et al.,
nocluster under
gramming bias 
ult can be attaine
is phenomenon 
rresponding pro
. 14. A compari
NVM cells unde
ipolar conditions
e phenomenon i
mple of the stru
tained by LP CV
e features of thi
harging phenom
umulation unde
.15, positive char
ipolar charging,
umulated under
EG – analogs of
 correspondingl
alue for experim
 equation (5) and
g=1.50±0.12 eV is
ith size of near 
w formation in 
 NC NVM struc
 2005; Carreras 
 medium electr
polarity. Namel
d under the pos
was called as  “
cesses are illustra
son of the W/E 
r the usual (anti
. 
s observed in al
ctures possessing
D and low-temp
s process can be 
enon, at first, t
r the symmetrica
ge accumulation
 in contrary t
 the most negativ
 the bulk density
y. Calculated act
ental temperatu
 estimate Eg of t
 in the good agre
3.5 nm (Garrido-
NC NVM structu
tures is formed b
et al., 2005) but
ic field can be
y, there is no n
itive to more pos
unipolar bias re
ted in Fig.14.  
 procedure 
polar) and 
Fig
anti
for 
The
exp
pol
mar
ms 
l studied sampl
 of Si nanodots w
erature RPE CV
demonstrated. W
he NVM structu
l antipolar biasi
 appears under t
o the antipolar
e structure biasin
 of states in con
ivation energy fo
res over 150 0C b
he nanoclustes fr
ement with one 
Fernandez et. al.
res 
y application of
 occurrence of e
 mirrored in 
eed to change b
itive gate bias sw
charging” (Turc
. 15. Window 
polar charging 
NVM structures
 zone selected f
eriments, due to
arity stored in a s
ked. Charging p
es with nanoclu
ith size near 5 n
D silicon dioxide
ith the goal to u
res with silicon
ng were tested. 
he more positive
 charging, whe
g.  
ductance and v
r τ was in the ra
ut allows us to n
om expression (6
found for the ban
, 2002). 
 two opposite p
lectron injection
terms of the a
ias polarity. The
itching and vice
hanikov et al., 2
formation unde
and symmetrica
 with small nan
or unipolar rech
 the opposite c
tructure via bias
ulse duration i
sters floating ga
m, which were  
 (Winkler et al., 
nderstand the un
 nanodots for c
As it can be seen
 bias in a case of 
n positive cha
alence 
nge of 
eglect 
). The 
d gap 
olarity 
 from 
pplied 
 same 
 versa. 
005d). 
 
r the 
l bias 
odots. 
arging 
harge 
ing, is 
s 1280 
te. On 
2004), 
ipolar 
harge 
 from 
 
rge is 
Th
Fir
on
nan
ion
em
wi
the
nan
the
 
Fig
 
Un
dif
acc
car
 
Fig
bia
 
e experimental da
st, under the low
 this figure for t
odots (i), secon
ization in nanod
ptying again, ele
th respect to the 
 available Si sites
oclusters the brea
 measurement of
. 16. Model of ch
der the negative
ferent as presen
umulation in th
riers’ trapping b
. 17. Model of ch
s. 
ta for positive bi
 fields, negative c
he simplicity) is 
d, with the field
ots (i.e. electron
ctron trapping pr
electric field in th
. The more Si in 
kdown field is grea
 current-voltage c
arge accumulatio
 biasing of the N
ted by Fig.17. Th
e region of low (
y the sites associa
arge accumulatio
as may be explain
harge, as a part o
trapped on the l
 rising, negative
 injection from 
evails (iii). The la
e main bulk of 
nanodots the mo
ter than for small.
haracteristics (se
n in NVM NC m
VM structure ch
e main differen
i), intermediate 
ted with nanodo
n in NVM nanoc
ed by the model 
f a through elect
imited number o
 trapped charge
the nanodots)  (
tter inevitably inv
dielectric and sub
re is the breakdo
 This fact we ver
e Table1). 
emory cells und
arge accumulatio
ce consists in th
(ii) and medium 
ts in contrast to t
luster memory c
presented in Fig.
ron flow (not pre
f sites associated
 is compensated
ii) and, third, aft
okes positive fee
sequent breakdo
wn field, so for th
ified experimenta
er the positive bi
n processes are 
e fact, that the c
field (iii) is due 
heir ionization. I
ells under the ne
16. 
sented 
 with 
 by Si 
er the 
dback 
wn of 
e large 
lly by 
 as 
rather 
harge 
to the 
n this  
 gative 
www.intechopen.com
Complex nature of charge trapping and retention in NC NVM structures 221
 
wh
ban
0.0
Th
sec
ob
for
 
4.2
Us
pu
na
pro
res
Th
Co
 
Fig
in 
un
 
Th
exa
ob
som
rec
acc
Fig
un
acc
ere NC, NV and 
ds and bandgap
5÷0.22 eV.  
is is a very low v
ond exponent in
tained value of E
 Si nanoclusters w
 Unipolar windo
ually window in
lses (Tsoi et al.,
nocluster under
gramming bias 
ult can be attaine
is phenomenon 
rresponding pro
. 14. A compari
NVM cells unde
ipolar conditions
e phenomenon i
mple of the stru
tained by LP CV
e features of thi
harging phenom
umulation unde
.15, positive char
ipolar charging,
umulated under
EG – analogs of
 correspondingl
alue for experim
 equation (5) and
g=1.50±0.12 eV is
ith size of near 
w formation in 
 NC NVM struc
 2005; Carreras 
 medium electr
polarity. Namel
d under the pos
was called as  “
cesses are illustra
son of the W/E 
r the usual (anti
. 
s observed in al
ctures possessing
D and low-temp
s process can be 
enon, at first, t
r the symmetrica
ge accumulation
 in contrary t
 the most negativ
 the bulk density
y. Calculated act
ental temperatu
 estimate Eg of t
 in the good agre
3.5 nm (Garrido-
NC NVM structu
tures is formed b
et al., 2005) but
ic field can be
y, there is no n
itive to more pos
unipolar bias re
ted in Fig.14.  
 procedure 
polar) and 
Fig
anti
for 
The
exp
pol
mar
ms 
l studied sampl
 of Si nanodots w
erature RPE CV
demonstrated. W
he NVM structu
l antipolar biasi
 appears under t
o the antipolar
e structure biasin
 of states in con
ivation energy fo
res over 150 0C b
he nanoclustes fr
ement with one 
Fernandez et. al.
res 
y application of
 occurrence of e
 mirrored in 
eed to change b
itive gate bias sw
charging” (Turc
. 15. Window 
polar charging 
NVM structures
 zone selected f
eriments, due to
arity stored in a s
ked. Charging p
es with nanoclu
ith size near 5 n
D silicon dioxide
ith the goal to u
res with silicon
ng were tested. 
he more positive
 charging, whe
g.  
ductance and v
r τ was in the ra
ut allows us to n
om expression (6
found for the ban
, 2002). 
 two opposite p
lectron injection
terms of the a
ias polarity. The
itching and vice
hanikov et al., 2
formation unde
and symmetrica
 with small nan
or unipolar rech
 the opposite c
tructure via bias
ulse duration i
sters floating ga
m, which were  
 (Winkler et al., 
nderstand the un
 nanodots for c
As it can be seen
 bias in a case of 
n positive cha
alence 
nge of 
eglect 
). The 
d gap 
olarity 
 from 
pplied 
 same 
 versa. 
005d). 
 
r the 
l bias 
odots. 
arging 
harge 
ing, is 
s 1280 
te. On 
2004), 
ipolar 
harge 
 from 
 
rge is 
Th
Fir
on
nan
ion
em
wi
the
nan
the
 
Fig
 
Un
dif
acc
car
 
Fig
bia
 
e experimental da
st, under the low
 this figure for t
odots (i), secon
ization in nanod
ptying again, ele
th respect to the 
 available Si sites
oclusters the brea
 measurement of
. 16. Model of ch
der the negative
ferent as presen
umulation in th
riers’ trapping b
. 17. Model of ch
s. 
ta for positive bi
 fields, negative c
he simplicity) is 
d, with the field
ots (i.e. electron
ctron trapping pr
electric field in th
. The more Si in 
kdown field is grea
 current-voltage c
arge accumulatio
 biasing of the N
ted by Fig.17. Th
e region of low (
y the sites associa
arge accumulatio
as may be explain
harge, as a part o
trapped on the l
 rising, negative
 injection from 
evails (iii). The la
e main bulk of 
nanodots the mo
ter than for small.
haracteristics (se
n in NVM NC m
VM structure ch
e main differen
i), intermediate 
ted with nanodo
n in NVM nanoc
ed by the model 
f a through elect
imited number o
 trapped charge
the nanodots)  (
tter inevitably inv
dielectric and sub
re is the breakdo
 This fact we ver
e Table1). 
emory cells und
arge accumulatio
ce consists in th
(ii) and medium 
ts in contrast to t
luster memory c
presented in Fig.
ron flow (not pre
f sites associated
 is compensated
ii) and, third, aft
okes positive fee
sequent breakdo
wn field, so for th
ified experimenta
er the positive bi
n processes are 
e fact, that the c
field (iii) is due 
heir ionization. I
ells under the ne
16. 
sented 
 with 
 by Si 
er the 
dback 
wn of 
e large 
lly by 
 as 
rather 
harge 
to the 
n this  
 gative 
www.intechopen.com
Nanocrystals222
 
situ
thr
the
pre
Th
in 
1. 
2. 
inc
 
5. 
5.1
Be
it’s
cha
wh
be 
po
Fig
inc
bia
 
Fig
sm
(fir
+4
un
 
Th
sim
ms
 
ation (i ÷ iii) ch
ough imperfect R
 high field (iv)
vails. 
e possibility of th
the singled out z
Negative c
Nanodots 
orporation. 
Relaxation 
 Relaxations un
cause of existing 
 possible to exp
rging. Above m
ere algorithm of
noted, that in th
sitive and negativ
.18 represents t
rease of cumula
sing for 7 W/E c
. 18. a Anti- an
all nanodots. Re
st half-cycle in 
.2x106 V/cm (fir
ipolar relaxation
e relaxation proc
ulated on the ba
), which cannot b
arge accumulatio
PECVD control
 nanodots ioniz
e unipolar rech
one of Fig.15 (Tu
harge trapping u
ionization (ele
der unipolar an
of electron inject
ect differences in
entioned researc
 the cell charging
is study cumula
e bias was the sa
he Vfb relaxatio
tive charging tim
ycles for nanodo
d unipolar relax
programming b
each cycle) and
st) and +6.4x106
 process  (an expa
ess of Vfb establi
sis of two relaxa
e reliably proces
n depends upon
 oxide and holes 
ation, with subs
arging process is
rchanikov et al., 2
nder medium fie
ctron injection 
d antipolar char
ion process from
 the relaxation p
h was performe
 for relaxation m
tive charging tim
me and equals ~
n process seque
e in a series of
ts with size near 
ation charging p
ias field for anti
 -4.2x106 V/cm
 V/cm (second)
nded view of th
shment obtained
tion time constan
sed by used DAQ
 competitive pro
tunneling throug
equent positive 
 dictated by two
005c):  
lds 
from nanodot
ging 
 nanoclusters du
rocesses under 
d in paper (Turc
easurement was
e, i.e. the sum o
24 s. 
ncing, i.e. Vfb e
 bias pulses, un
5 nm. 
rocess cycling in
polar W/E cycli
 (second half-cy
; b - a compari
e 7-th W/E cycle
 in paper (Turch
ts, discarding ve
 system: 
cesses of electro
h tunnel oxide. 
charge incorpo
 competitive pro
) – positive c
ring unipolar ch
unipolar and ant
hanikov et al., 2
 also described. I
f biasing time fo
stablishment w
der anti- and un
 the structures 
ng is +4.2x106 V
cle) , for unipo
son of the anti-
 from Fig.18a). 
anikov et al., 200
ry short relaxati
n flow 
Under 
ration, 
cesses 
harge 
arging 
ipolar 
005b), 
t must 
r each 
ith an 
ipolar 
with 
/cm 
lar - 
 and 
7) was 
on (<5 
 
WINmodel(t) = A1*exp(-τ1/t) + A2* exp(-τ2/t),   (7) 
 
where A1, A2, τ1, τ2 are simulated components of slow relaxation processes.  
Thus it was experimentally determined the sum W/E window width Wexperimental, by 
simulated components of slow relaxation with time constants of τ1, τ2, and it was simulated 
maximum window WINmodel including the fast process with τ3 < 5 ms.  The difference of 
this magnitudes ΔWIN has to characterize the fast component of the relaxation process with 
time constant τ3 < 5 ms. It was shown that under the antipolar recharging conditions a 
comparison of the experimental data with model parameters demonstrates a difference 
(±30%) in the predicted and observed results for positive charge trapping (Table5.). This 
difference may be understood on the basis that some fast high field electron emission (with 
time constant <5 ms) processes from the nanodots take place. In any case, under the antipolar 
recharging, the formation of the W/E window is dictated, in the main part, by slow trapping of the 
free carriers, electrons or holes, on the sites associated with nanodots. 
 
In a case of unipolar biasing the situation is rather different. The positive charge 
incorporation, more than 95%, via switching to more positive bias potential is much faster 
(time constant < 5 ms) than negative charge trapping (time constant > 0.5 s) as illustrated by 
Fig.18b and Table5. Thus, under unipolar recharging the formation of the W/E window is 
dictated mainly (the switching to more positive polarity) by fast trapping of the free carriers 
associated with electron injection from nanodots. 
 
 
Table 5. Relaxation parameters for the NVM samples 
 
 
 
 
 Single pulse duration 80 ms, cumulative charging time 24 s (300 pulses) 
ANTIPOLAR UNIPOLAR 
Neg. charge 
accum. 
Pos. charge 
accum. 
Neg. charge accum. Pos. charge 
accum. 
WINexperiment
al 
1.3 V 0.82 V 
τ1, s /A1, 
% of 
experiment 
4.0/ 
 
46% 
7.4/ 
 
31% 
4.9/ 
 
54% 
 
 
 
 
Σ <3% 
τ2, s /A2, 
% of  
experiment 
0.33/ 
 
41% 
0.15/ 
 
41% 
0.56/ 
 
41% 
WINmoel(∞) 
% of  
experiment 
 
87% 
 
72% 
 
95% 
τ3, s / 
ΔWIN, 
% of  
experiment 
<0.005/ 
13% 
<0.005/ 
28% 
<0.005/ 
5% 
>97% 
Table denotations are in accordance with (1) and (2) 
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simulated components of slow relaxation with time constants of τ1, τ2, and it was simulated 
maximum window WINmodel including the fast process with τ3 < 5 ms.  The difference of 
this magnitudes ΔWIN has to characterize the fast component of the relaxation process with 
time constant τ3 < 5 ms. It was shown that under the antipolar recharging conditions a 
comparison of the experimental data with model parameters demonstrates a difference 
(±30%) in the predicted and observed results for positive charge trapping (Table5.). This 
difference may be understood on the basis that some fast high field electron emission (with 
time constant <5 ms) processes from the nanodots take place. In any case, under the antipolar 
recharging, the formation of the W/E window is dictated, in the main part, by slow trapping of the 
free carriers, electrons or holes, on the sites associated with nanodots. 
 
In a case of unipolar biasing the situation is rather different. The positive charge 
incorporation, more than 95%, via switching to more positive bias potential is much faster 
(time constant < 5 ms) than negative charge trapping (time constant > 0.5 s) as illustrated by 
Fig.18b and Table5. Thus, under unipolar recharging the formation of the W/E window is 
dictated mainly (the switching to more positive polarity) by fast trapping of the free carriers 
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Table 5. Relaxation parameters for the NVM samples 
 
 
 
 
 Single pulse duration 80 ms, cumulative charging time 24 s (300 pulses) 
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5.2. Staircase charging 
 
 Fig. 19. Vfb relaxation under the irregular bias pulse sequence of 10 pulse trails with 
duration incremented by doubling in the range 20÷10240 ms, (a) summary relaxation curve; 
(b) positive bias of +7.52 V; (c) negative bias of -7.52 V; and (d) Vfb as a function of the 
number of BS attempts (reshaping of results of Fig.19c). 
 
Performing experiments on charge relaxation with trail sequences of bias impulses (Fig.5) it 
was found that this relaxation was of staircase type (V. Turchanikov et al., 2007b). From 
Fig.19a, it can be concluded that during the positive BS cycle net negative charge is 
incorporated in the NVM structure, while during the negative BS cycle the situation is 
reversed, as expected. Detailed examination of the relaxation process, as presented by 
Fig.19b and c, reveals a staircase Vfb behavior in equilibrium during BS charging, that 
depends mostly on the injection time in each sequence rather than on the cumulative BS 
time. To illustrate this, the dependence of Vfb was rebuilt in coordinates of the number of BS 
attempts under the same bias time (see Fig.19d). It is evident that the stair appears upon the 
transition from one time sequence (10 points) to another. To verify the assumption that the 
W/E window width depends on the single bias width rather than on the cumulative 
charging time, the experiment under a constant bias with same cumulative BS charging time 
but different durations of a single bias shot was performed. These results are presented in 
Fig.20 and a summary of the corresponding W/E window is shown in Fig.21. 
Using computer simulations, it was demonstrated that for a positive bias the window width 
follows the single decay time constant relation: 
 ッ撃捗長 噺 ッ撃捗長怠待岫袋岻̋®ı" 磐 貸痛邸迭岫甜岻卑,              (8)  
 
Fig. 20. Relaxation dependence of the 
write/erase window with fixed bias of +7.52 
and -7.52 V, fixed cumulative charging time 
of 24 s and different durations of a single 
charging pulse. Numbers correspond to 
different single charging pulse durations in 
a cycle: 1.80, 2.160, 3.240, 4.320, 5.400, 6.480, 
7.560, 8.640, and 9.720 ms. Cumulative 
charging time for each cycle was constant 
and equal to 24 s for both positive and 
negative cycles. 
 
Fig. 21. Write/erase window formation 
under a fixed bias of +7.52V (VfbPos), -7.52V 
(VfbNeg) and fixed cumulative charging time 
of 24 s, as a function of the duration of single 
charging pulse. Full triangles correspond to 
positive pulse application, full circles to 
negative, while full triangles show the width 
of the memory window. 
where ッ撃捗長怠待岫袋岻 represents the total flat band voltage shift in V for the given process for an 
applied positive voltage pulse and 酵怠岫袋岻 is the time constant of the relaxation process, with 
mean values of 酵怠岫袋岻= 235±35 ms and ッ撃捗長怠待岫袋岻= 0.716±0.18 V. This means that in every charging 
sequence the same single negative charge trapping mechanism prevails (Fig.21). The density of 
charge trapping sites was found to be equal to Nt= 1×1012 cm-2. 
The process of Vfb relaxation under negative bias is more complex than that occurring under 
positive bias. Instead of a single relaxation process, in this case at least two processes take place 
and a large dispersion of time constants was observed. A fast time constant 岫酵怠岫貸岻岻 varying from 
200 to 350 ms was measured with ッ撃捗長怠待岫貸岻 changing from 0.2 to 0.3 V, while a slow time 
constant 岫酵態岫貸岻岻 was also measured in the range of 11–25 s, with ッ撃捗長態待岫貸岻 in the range of 0.05–
0.12 V. If to compare the modelling results for positive 岫ッ撃捗長岫袋岻 噺 ッ撃捗長怠待岫袋岻 蛤 ど┻ばに"撃岻 and 
negative 岫ッ撃捗長岫貸岻 噺 ッ撃捗長怠待岫貸岻 髪 ッ撃捗長態待岫貸岻 蛤 岫ど┻にの 鳩 ど┻ねに岻"撃岻 biases with the corresponding results 
from measurements ッ撃捗長陳勅鎚岫袋岻 噺 ど┻ばに"撃"欠券穴"ッ撃捗長陳勅鎚岫貸岻 噺 ど┻ばに"撃 it is possible to understand that 
an additional very fast process of positive charge accumulation (τ<5ms and Nt3≈(3.5×1011÷15 
5.8×1011) cm-2) that cannot be detected by our relaxation measurements setup takes place, 
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that contributes to NVM sample recharging. Moreover, we have detected a very slow 
process of positive charge accumulation under the negative gate bias.  
Thus, it was concluded that several single or distributed processes take place under the negative 
biasing of the structure (positive charge accumulation), that can be associated either with 
hole trapping in the nanocrystals or alternatively with hole trapping in deep traps (slow 
process) located in the vicinity of the Si nanocrystals or electron emission from similar 
amphoteric defects. Possibly the fastest process of positive charge trapping is associated with 
shallow states at the interface of silicon nanocrystals with SiO2 or electron injection from 
nanocrystals. Returning to the nature of staircase window formation (Fig.20), a computer 
simulation via C–V measurements of charge accumulation under charge leakage from the 
nanoclusters was made, from which it was proposed that charge draining from defect states 
at the interface of silicon nanoclusters with SiO2 was possibly at the origin of the staircase 
characteristic of Vfb as a function of time. However, this process would have ended in the 
collapse of the W/E window in a short time (s), which does not happen in our structures, as 
it was deduced from charge retention studies (Turchanikov et al., 2005a). On the other hand, 
Coulomb blockade effects associated with carrier trapping/detrapping from nanoclusters of 
sizes below few nanometers (Carreras et al., 2005), as those involved in our samples, cannot 
be neglected. So, finally, a superposition of two effects was proposed for the explanation of the 
staircase window formation: charge draining from defects in the vicinity of nanoclusters and 
Coulomb blockade effects associated with carrier trapping/detrapping in nanocrystals. 
 
6. Charge retention 
 
The Fig.22 presents results of the retention experiments in the moderate time range (up to 
≈3500 s), which was performed with the goal of estimation of the charge dissipation 
processes in NVM cells and window width formation possibilities. At the first glance there 
is nothing unusual in Vfb relaxation processes except for the facts that both retentions (for +8 
V and +14 V biases) are cymbate and charge dissipation after +8 V pulse is very swift. The 
latter leads to the narrowing of W/E window from ≈0.75 V at t=6s (first measured point) to 
≈0.11 V (t=3500 s) that can be correctly depicted by two exponential decays with time 
constants of τ1=75 s (fast) and τ2=1000 s (slow). Taking into account huge reduction of W/E 
window width in the course of relaxation the short time retention experiments were 
performed with increased time resolution (0.45 s). These results are presented by Fig.23. Let 
us describe the retention curve after +8 V pulse more thorough.  
First, the W/E windows appears to be even greater then estimated from Fig.22 and exceeds 
1.2 V. Second, accumulation of negative charge in NVM cell is obvious, because at the first 
moments of relaxation Vfb>0, hence there is no question about simple accumulation and 
dissipation of accumulated positive charge. And, third, retention cannot be presented by 
simple superposition of exponential decay processes.  
 
 
  Fig. 22. Moderate time charge retention 
characteristics of NVM sample with 
nanodots under unipolar bias conditions. 
Vfbi – flatband voltage of the virgin sample. 
Fig. 23. Short time charge retention 
characteristics of NVM sample with 
nanodots under unipolar bias conditions. 
Vfbi – flatband voltage of the virgin sample. 
 
The last approval signifies that the process has to be described the following expression 
 ッ撃捗長岫建岻 噺 "ッ撃捗長怠岫ど岻 抜 ̋®ı 岾伐 痛邸迭峇 髪 絞岫建 伐 酵鳥岻 抜 ッ撃捗長態"岫酵鳥岻 抜 ̋®ı"岫伐 邸匂貼痛邸鉄 岻,  (9)  
where τd is a “dead” time for the second relaxation process and δ(t-τd) is a delta function. 
The process of this type  physically means that retention constituents are not independent, 
i.e. the first charge dissipation process serves as a trigger turning on the second. In reality 
there must exist a third process that prevents the triggering of the second simultaneously 
retarding the first. 
Basing on the above stated experimental data next model of charge redistribution during 
retention in nanodots NVM system was proposed (Fig.24). After positive applied biasing 
(small field, long time) two types of charge are accumulated in gate dielectric of NVM 
structure, one negative, localized in a plane near Si-SiO2 interface, second – positive 
localized deeper in SiO2 closer to metal gate. Naturally, there are distributions of such 
charges, we present them as concentrated in planes for the simplicity. 
In accordance with our model the whole retention process splits into three stages: 
• Stage 1 – under the field E1 electrons are tunneling from the trapping sites through 
tunnel SiO2 into the silicon substrate. Direct recombination of positive and negative charges 
in dielectric is very slow which follows from the retention curves after +14 V bias (Fig.22, 
Fig.23) and does not substantially affect the process. Other possible processes are retarded 
either by E1, E2 or E3 fields directions. This process leads to decreasing of the whole set of 
electric fields in dielectric. For charge transport on this stage only the reduction of E1 is 
substantial. When this field drops to zero flow of electrons in the direction of Si stops – no 
field, no current, Stage 2 begins; 
• Stage 2 – unstable equilibrium takes place, when field E3 reverse its direction and 
electrons emission from metal becomes possible. This emission leads to the recombination of 
some positive charge, in turn field E1 drops rising electron emission from the negative plane 
and restoring E1 to zero and so on, Vfb is stabilized on zero level – intermediate part on 
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  Fig. 22. Moderate time charge retention 
characteristics of NVM sample with 
nanodots under unipolar bias conditions. 
Vfbi – flatband voltage of the virgin sample. 
Fig. 23. Short time charge retention 
characteristics of NVM sample with 
nanodots under unipolar bias conditions. 
Vfbi – flatband voltage of the virgin sample. 
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retention in nanodots NVM system was proposed (Fig.24). After positive applied biasing 
(small field, long time) two types of charge are accumulated in gate dielectric of NVM 
structure, one negative, localized in a plane near Si-SiO2 interface, second – positive 
localized deeper in SiO2 closer to metal gate. Naturally, there are distributions of such 
charges, we present them as concentrated in planes for the simplicity. 
In accordance with our model the whole retention process splits into three stages: 
• Stage 1 – under the field E1 electrons are tunneling from the trapping sites through 
tunnel SiO2 into the silicon substrate. Direct recombination of positive and negative charges 
in dielectric is very slow which follows from the retention curves after +14 V bias (Fig.22, 
Fig.23) and does not substantially affect the process. Other possible processes are retarded 
either by E1, E2 or E3 fields directions. This process leads to decreasing of the whole set of 
electric fields in dielectric. For charge transport on this stage only the reduction of E1 is 
substantial. When this field drops to zero flow of electrons in the direction of Si stops – no 
field, no current, Stage 2 begins; 
• Stage 2 – unstable equilibrium takes place, when field E3 reverse its direction and 
electrons emission from metal becomes possible. This emission leads to the recombination of 
some positive charge, in turn field E1 drops rising electron emission from the negative plane 
and restoring E1 to zero and so on, Vfb is stabilized on zero level – intermediate part on 
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Fig.23. This situation will continue up to the whole recombination of positive charge. Then 
charge dissipation proceeds to Stage 3. Naturally, the Stage 2 duration depends upon initial  
 
 
 
Fig. 24. Three stages model of charge 
dissipation in NVM structure with 
nanocluster inclusions after +8 V (20 s) 
biasing. Potential distributions induced by 
positively (red), negatively (blue) charged 
planes and sum distribution (black) as well 
as the field and charge flow directions are 
shown. 
 
Fig. 25. Retention characteristics of IBS 
samples obtained by ultra low energy Si 
implantation with gate storage biased. 
(after biasing) charges distribution in NVM structure. This, in turn depends upon the 
charging field, work functions of metal and Si, prehistory of the sample and technological 
details (cell structure) of the fabrication process. Stage 2 may be very long when field E1 
drops to zero, but field E3 is not reversed and may be altogether absent if negative trapped 
charge is small; 
•  Stage 3 – only captured electrons remain in dielectric determining middle time Vfb 
relaxation process. 
But the most evident confirmation of the crucial role that can play fields redistribution 
during storage period in NC NVM structures we obtained studying charge retention in 
samples with nanoclusters obtained by ultralow energy Si ion implantation (Coffin H. et al. 
2005) with varying control gate storage potential (Ievtukh V. et al., 2008). 
Slightly varying gate potential in the range +0.2 V ÷ -0.8 V we simulated possible gate 
material work function changes from Al to Pt (negative potentials are equivalent to work 
function increasing and positive to decreasing, gate material was Al) (CRC handbook of 
Chemistry and Physics (2008). Obtained results are presented on Fig.25. Thus, application of 
the positive voltage to the gate during retention process can considerably increase 
information window. 
 
 
 
7. Conclusions 
• Reduced quantity of Si atoms in storage media qualitatively affects all the electrical 
characteristics set of NVM cells with nanoclusters: window formation, W/E relaxation and 
charge retention. 
• Specialized DAQ system, hardware and software, for studying the 
trapping/retrapping processes in NC NVM cells were designed. 
• It was found that positive charge accumulation due to the nanoinclusions 
ionization in many cases is preferable for information storage in contrary to conventional 
structures. 
• This process creates charge heterogeneities in dielectric mirrored in substrate space 
charge region that corresponds to local charge trapping in the dielectric.  
• Effect of opposed charge accumulation under identical bias sign was found. It was 
called “unipolar recharging/reprogramming”. 
• In some cases W/E relaxation was of distinctly pronounced discrete (“staircase”) 
nature that may be due to the interdependent redistribution of the different set of traps in 
dielectric separated by energy and/or space. 
 This opens the way for alternative development of Multy Level NVM Cell (MLC) 
on the basis of injection duration in contrary to charge control. 
• Temperature dependences of relaxation time constant enabled us to determine 
band gap in nanoclusters which was 1.50±0.12 eV for samples used. 
• Charge retention processes in NC NVM cells are of complex nature, including 
parasite short-time specific for structures with nanoinclusions. Peculiar feature – to trap 
charge of opposite sign simultaneously – can lead to nonexponential decay, when 
completion of one process triggers the beginning of the other. 
• Gate material work function variations directly affect retention characteristics of 
NC NVM cell and may be used for improvement of storage characteristics. 
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